

THE CLAIMS

This listing reflects the claims pending in the present application.

1 1. (Previously Presented) An apparatus for performing correctness
2 checks, the apparatus comprising:
3 logic configured to receive a first set of instructions;
4 logic configured to generate an initial instruction schedule and a conditional
5 instruction stream from the first set of instructions, such that the initial instruction
6 schedule is devoid of code sequences comprising correctness check functions and
7 such that code sequences of the conditional instruction stream are associated with a
8 corresponding set of one or more instructions in the initial instruction schedule;
9 logic configured to evaluate the initial instruction schedule to determine
10 whether the initial instruction schedule includes spare instruction slots into which said
11 code sequences associated with correctness check functions can be inserted into the
12 initial instruction schedule such that a final instruction schedule responsive to the
13 initial instruction schedule would not require a longer run time than the initial
14 instruction schedule; and
15 logic configured to generate the final instruction schedule responsive to the
16 initial instruction schedule, the conditional instruction stream, and the logic
17 configured to evaluate.

1 2. (Previously Presented) The apparatus of claim 1, wherein correctness
2 check functions are configured to evaluate at least one of a value, a range of values,
3 and a relationship between values after execution of the corresponding instructions in
4 the initial instruction schedule.

1 3. (Previously Presented) The apparatus of claim 1, wherein said logic
2 configured to generate an initial instruction schedule and a conditional instruction
3 stream from the first set of instructions is responsive to an input provided to a
4 compiler.

1 4. (Previously Presented) An apparatus for performing correctness
2 checks, the apparatus comprising:
3 means for receiving a first set of instructions;
4 means for generating an initial instruction schedule and a conditional
5 instruction stream from the first set of instructions, such that the initial instruction
6 schedule is devoid of code sequences comprising correctness check functions and
7 such that code sequences of the conditional instruction stream are associated with a
8 corresponding set of one or more instructions in the initial instruction schedule;
9 means for evaluating the initial instruction schedule to determine whether the
10 initial instruction schedule includes spare instruction slots into which said code
11 sequences associated with correctness check functions can be inserted into the initial
12 instruction schedule such that a final instruction schedule would not require a longer
13 run time than the initial instruction schedule; and
14 means for inserting said code sequences associated with the correctness check
15 function into the spare instruction slots if enough spare instruction slots exist in the
16 initial instruction schedule for accommodating said code sequences.

1 5. (Previously Presented) The apparatus of claim 4, wherein correctness
2 check functions are configured to evaluate at least one of a value, a range of values;
3 and a relationship between values after execution of the corresponding instructions in
4 the initial instruction schedule.

1 6. (Previously Presented) A method for performing correctness checks,
2 the method comprising the steps of:
3 receiving a first set of instructions;
4 generating an initial instruction schedule and a conditional instruction stream
5 from the first set of instructions, such that the initial instruction schedule is devoid of
6 code sequences comprising correctness check functions and such that code sequences
7 of the conditional instruction stream are associated with a corresponding set of one or
8 more instructions in the initial instruction schedule;
9 evaluating the initial instruction schedule to determine whether the initial
10 instruction schedule includes spare instruction slots into which said code sequences
11 from the conditional instruction stream and associated with correctness check
12 functions can be inserted into the initial instruction schedule such that a final
13 instruction schedule would not require a longer run time than the initial instruction
14 schedule; and
15 inserting said code sequences associated with the correctness check function
16 into the spare instruction slots if enough spare instruction slots exist in the initial
17 instruction schedule for accommodating said code sequences.

1 7. (Previously Presented) The method of claim 6, wherein evaluating the
2 initial instruction schedule comprises comparing the run time length of one or more
3 spare instruction slots with the run time length of a code sequence associated with a
4 corresponding portion of the initial instruction schedule.

1 8. (Previously Presented) The method of claim 6, wherein evaluating the
2 initial instruction schedule further comprises discarding code sequences having a run
3 time length greater than the run time of one or more spare instruction slots associated
4 with a corresponding portion of the initial instruction schedule.

1 9. (Currently Amended) A computer program for performing correctness
2 checks, the computer program being embodied on a computer-readable medium, the
3 computer program comprising:
4 a first code segment configured to receive a set of instructions;
5 a second code segment configured to generate an initial instruction schedule
6 and a conditional instruction stream from the set of instructions, such that the initial
7 instruction schedule is devoid of code sequences comprising correctness check
8 functions and such that the code sequences of the conditional instruction stream are
9 associated with a corresponding set of one or more instructions in the initial
10 instruction schedule;
11 a third code segment configured to evaluate the initial instruction schedule to
12 determine whether the initial instruction schedule includes spare instruction slots into
13 which said code sequences associated with the correctness check function can be
14 inserted into the initial instruction schedule such that a final instruction schedule
15 would not require a longer run time than the initial instruction schedule; and
16 a fourth code segment configured to insert code sequences associated with the
17 correctness check function into the spare instruction slots when sufficient spare
18 instruction slots exist in the initial instruction schedule to accommodate said code
19 sequences.

1 10. (Previously Presented) The computer program of claim 9, wherein said
2 second code segment generates a conditional instruction stream comprising
3 correctness check functions that evaluate at least one of a value, a range of values, and
4 a relationship between values after execution of corresponding instructions in the
5 initial instruction schedule.

1 11. (Previously Presented) The apparatus of claim 1, wherein said logic
2 configured to evaluate the initial instruction schedule discards code sequences within
3 the conditional instruction stream that if inserted into a final instruction schedule
4 would result in a final instruction schedule with a run time greater than a run time of
5 the initial instruction schedule.

1 12. (Previously Presented) The apparatus of claim 1, wherein said logic
2 configured to evaluate the initial instruction schedule identifies code sequences within
3 the conditional instruction stream for insertion into the initial instruction schedule.

1 13. (Previously Presented) The apparatus of claim 12, wherein said logic
2 configured to evaluate the initial instruction schedule identifies code sequences having
3 a length that exceeds the length of a corresponding set of one or more spare
4 instruction slots in the initial instruction schedule.

1 14. (Previously Presented) The apparatus of claim 1, wherein said logic
2 configured to generate the final instruction schedule inserts code sequences associated
3 with correctness check functions into spare instruction slots of the initial instruction
4 schedule.

1 15. (Previously Presented) The apparatus of claim 4, wherein said means
2 for generating an initial instruction schedule and a conditional instruction stream from
3 the first set of instructions is responsive to an input provided to a compiler.